A 2 × VDD output buffer using leakage current compensation is demonstrated. With the proposed leakage current compensation circuit, the SR (slew rate) is improved 36.4-101.89% based on onsilicon measurement results given different VDDIO (1.0/1.2/1.8 V) and temperatures (from 0 to 100°C). The data rate is 510/630/ 400 MHz for VDDIO at 1.8/1.2/1.0 V, respectively. Moreover, the reliability problem, the gate oxide overstress and the hot carrier degradation is avoided. The proposed design is implemented using a typical 90 nm CMOS process. The active area is 0.425 × 0.0563 mm. The SR is measured in the range from 0.766 to 2.585 V/ns.
Introduction: Mixed-voltage output buffers are often required to operate given different supply voltages. To attain transmission quality in extreme environments, the slew rate (SR) was reported to be selfadjusted using phase-locked loop, delay-locked loop, speed-locked loop based and PVT (process, voltage, and temperature) [1, 2] compensation for the output buffers to meet different standards, e.g. low-power double-data-rate two (LPDDR2) (1.0-2.5 V/ns), and peripheral components interconnect X (PCI-X) 133 (1-4 V/ns). However, these compensation circuits cannot be directly applied to 2 × VDD output buffers owing to the stringent SR requirement in these standards. Therefore, the PVT compensation for the SR improvement of 2 × VDD output buffers was presented recently [3, 4] . Nevertheless, these prior works did not consider the leakage current. The leakage current, particularly, is a severe problem in the nano-scale CMOS process [5] [6] [7] [8] . The leakage current results in the unstable gate bias voltages at the output stage of the 2 × VDD output buffer, which in turn results in the poor SR. Moreover, what's even worse is that it causes the reliability problem due to the gate oxide overstress and hot carrier degradation if the voltage differences across the terminals of the transistors are larger than the tolerant voltage required by the foundry. Thus, this Letter proposes the leakage current compensation for SR of 2 × VDD output buffer to achieve the SR improvement in three VDDIO cases and five temperature corners. The maximum data rate is 630 MHz for VDDIO at 1.2 V.
2 × VDD output buffer using leakage current compensation: Fig. 1a shows the block diagram of the proposed 2 × VDD output buffer composed of the PVT sensor, the PVT decider, the leakage current compensation circuit, and the 2 × VDD output stage. The PVT sensor and PVT decider employed in the PVT compensation are based on the prior work [9] . Fig. 1b shows the schematic of 2 × VDD output stage in Fig. 1a . Fig. 1c shows the schematic of leakage current compensation circuit, comprising leakage current detector and voltage-controlled current source. MP803-MP805 and MN801-MN802 are a single-stage comparator with the positive input biased at V REF18 and the negative input coupled to VD18. V REF18 is generated by VDDIO detector 2, which is the replica of VDDIO detector. Notably, VDDIO detector 2 has no loading effect and VD18 indicates the leakage effect caused by the large PMOS transistor, MP 2 . When VD18 < V REF18 , V x is biased at VDD. It turns on MN803 such that V comp is pulled down to 0 V. Thus, MN805 and MN806 are turned off. The compensation current I comp is close to zero. When VD18 > V REF18 , V x is biased at 0 V. MN803 is then turned off such that V comp is pulled high to VDD. MN805 and MN806 are turned on. The compensation current, I comp , is then determined by the transistors of MP807, MN805 and MN806. By tuning the aspects of MP807, MN805 and MN806, the leakage current, I leakage , at MP 2 will be compensated. Fig. 1d reveals the terminal voltages of MP 2 in the output stage when V PAD is charged from 0 V to VDDIO. When V PAD is at 0 V and VDDIO is biased at 1.8 V, V g2 is 0.6 V and V s2 is clamped at V g2 + |V tp | initially. When the state of the output is flipped, MP 1a -MP 1c are turned on to charge V s2 to VDDIO. At the same time, V PAD is charged to VDDIO. The IV curve of the MP 2 is illustrated in Fig. 1e . During the charging process, MP 2 operates in the saturation region initially and then moves to the triode region. By using the reciprocal slope of the grey line through point A and point B as the effective resistance of MP 2 , the analysis can be carried out easily. The SR is expressed as the slope of the saturation current charging the total equivalent capacitor at PAD
When the leakage current, I leakage , is injected to the gate of MP 2 , V g2 is charged to 0.6 V + DV leakage . SR becomes as follows:
where DV leakage is the voltage rise caused by the leakage current injection. As shown in Fig. 1b , the compensation current means to drain the leakage current, I leakage . Theoretically, the voltage rise, DV leakage , will be eliminated when
However, the real leakage current is almost impossible to detect or measure accurately. Through the simulations, the leakage of MP 2 is estimated to be 500 μA for VDDIO = 1.8 V and the aspects of MP805-MP808 can be derived accordingly. Thus, the leakage current compensation circuit generates the compensation current with the same magnitude to drain the leakage current when it detect the voltage rise at the gate of MP 2 .
PVT decider stacked MOS Table 1 summarises performance comparison with several prior works using only PVT compensation. Ker and Chiu and Shin et al. in [3, 10] utilised the process compensation for three corners to reduce the variation of the SR in different PVT corners, respectively. They, however, did not demonstrate the improvement of the SR. Besides, the data rate is only 125 MHz in [3] . The SR of Shin's report is only 0.23-0.28 V/ns even though the load compensation is considered. The SR of Wang's study is improved by 117% and the frequency is improved from 85 to 120 MHz for VDDIO at 3.3 V [4] . However, it does not provide the leakage current compensation and the data rate is still slow. Kwak et al. [1] reported 2000 MHz data rate and 2.1-3.58 V/ns SR. However, it provides only one output voltage mode. Besides, the SR improvement is only based on the simulation results. Our work shows the SR improvement from 36.4 to 101.89% in 15 corners of VDDIO (1.0, 1.2, and 1.8 V) and temperatures (0, 25, 50, 75, and 100°C). Moreover, this work possesses the maximum data rate of 630 MHz for VDDIO at 1.2 V and temperature of 25°C. It outperforms all of these prior works.
Conclusion: This Letter proposes the 2 × VDD output buffer with process, voltage, temperature, leakage (PVTL) compensation. By using the proposed leakage current compensation, the gate oxide overstress is avoided. Moreover, the SR is improved 36.4-101.89% in 15 cases of VDDIO (1.0/1.2/1.8 V) and temperatures (0/25/50/75/100°C). The maximum frequency is measured to be 510/630/400 MHz for VDDIO at 1.8/1.2/1.0 V, respectively.
